上一頁下一頁
12428_602340219776601_1068587839_n
21231_602340063109950_554464855_n
36321_602339979776625_1149694303_n
44461_602339759776647_1338936622_n
46668_602339999776623_1900209049_n
59257_602339856443304_365971692_n
59664_602339843109972_6829512_n
72515_602339423110014_1909515544_n
74219_602340053109951_388608151_n
164631_602339879776635_375259210_n
305756_602339309776692_1922563120_n
400757_602339379776685_1757564352_n
415364_602340296443260_1553101374_o
417965_602341316443158_1246810005_n
475937_602339376443352_927411921_o
476057_602339396443350_3901426_o
476201_602340626443227_1377488496_o
476448_602339616443328_396006839_o
476458_602340913109865_805546508_o
476470_602339503110006_437121058_o
532957_602340459776577_1766867450_n
603870_602339189776704_50965902_n
901482_602340669776556_458502319_o
901619_602340839776539_2088258094_o
901621_602340743109882_1927787474_o
901653_602340959776527_1073190048_o
901710_602340513109905_713895242_o
901731_602340553109901_1167161199_o
901764_602339509776672_2146430420_o
901786_602339183110038_1710440156_o
901808_602340336443256_1712285891_o
902002_602341216443168_1357525627_o
902106_602340126443277_94764214_o
902640_602340109776612_1690758199_o
902899_602340269776596_1904999687_o
902908_602340653109891_645712466_o
902958_602340093109947_2060040868_o
902983_602339933109963_1818531786_o
903032_602339696443320_140216976_o
903033_602339419776681_1358419069_o
903184_602341226443167_345672562_o
903846_602339649776658_1138072772_o
903858_602340506443239_627514578_o
904133_602341243109832_579667966_o
904446_602341143109842_1482973090_o
904456_602341033109853_1574397253_o
904457_602339899776633_722806385_o
904571_602340203109936_87350446_o
904591_602339253110031_372540721_o
904690_602339303110026_1565078389_o
904820_602341139776509_1816018185_o
905259_602341159776507_1607991581_o
905471_602339943109962_1175569962_o
905481_602339829776640_1804427074_o
906824_602340423109914_441491221_o
906830_602340076443282_1658514691_o
913623_602340736443216_2118485583_o
913626_602340599776563_947370062_o
913648_602340176443272_765787018_o
914042_602341299776493_706772493_o
914213_602340893109867_198306744_o
919686_602340606443229_869178742_o
919971_602340966443193_1960282116_o
920188_602341043109852_758399456_o
920448_602341066443183_1439066556_o
920512_602339889776634_1595389365_o
920841_602340143109942_1468028790_o
921116_602340686443221_364626297_o
921193_602339249776698_1894926115_o
921258_602339513110005_438774054_o
921337_602339563110000_1668736056_o
921449_602340239776599_2004826639_o
921562_602339259776697_552560202_o
921617_602340883109868_2014713753_o
921644_602339186443371_53895385_o
921665_602340816443208_44462529_o
921752_602339566443333_1776770041_o
922140_602340369776586_342319149_o
922218_602339783109978_351965718_o
922410_602339806443309_1265541824_o
上一頁下一頁
別人可以替你開車,但不能替你走路
可以替你做事,但不能替你感受。
人生的路要靠自己行走,成功要靠自己去爭取。
http://goo.gl/pyiw1
常見的半導體材料有矽、鍺、砷化鎵等
/
晶片測試
晶片處理高度有序化的本質增加了對不同處理步驟之間度量方法的需求。晶片測試度量裝置被用於檢驗晶片仍然完好且沒有被前面的處理步驟損壞。如果If the number of dies—the 積體電路s that will eventually become chips—當一塊晶片測量失敗次數超過一個預先設定的閾值時,晶片將被廢棄而非繼續後續的處理製程。
/
晶片測試
晶片處理高度有序化的本質增加了對不同處理步驟之間度量方法的需求。晶片測試度量裝置被用於檢驗晶片仍然完好且沒有被前面的處理步驟損壞。如果If the number of dies—the 積體電路s that will eventually become chips—當一塊晶片測量失敗次數超過一個預先設定的閾值時,晶片將被廢棄而非繼續後續的處理製程。
/
步驟列表
晶片處理
濕洗
平版照相術
光刻Litho
離子移植IMP
蝕刻(干法蝕刻、濕法蝕刻、電漿蝕刻)
熱處理
快速熱退火Annel
熔爐退火
熱氧化
化學氣相沉積 (CVD)
物理氣相沉積 (PVD)
分子束磊晶 (MBE)
電化學沉積 (ECD),見電鍍
化學機械平坦化 (CMP)
IC Assembly and Testing 封裝測試
Wafer Testing 晶片測試
Visual Inspection外觀檢測
Wafer Probing電性測試
FrontEnd 封裝前段
Wafer BackGrinding 晶背研磨
Wafer Mount晶圓附膜
Wafer Sawing晶圓切割
Die attachment上片覆晶
Wire bonding焊線
BackEnd 封裝後段
Molding模壓
Post Mold Cure後固化
De-Junk 去節
Plating 電鍍
Marking 列印
Trimform 成形
Lead Scan 檢腳
Final Test 終測
Electrical Test電性測試
Visual Inspection光學測試
Baking 烘烤
/
有害材料標誌
許多有毒材料在製造過程中被使用。這些包括:
有毒元素摻雜物比如砷、硼、銻和磷
有毒化合物比如砷化三氫、磷化氫和矽烷
易反應液體、例如過氧化氫、發煙硝酸、硫酸以及氫氟酸
工人直接暴露在這些有毒物質下是致命的。通常IC製造業高度自動化能幫助降低暴露於這一類物品的風險。
/
Device yield
Device yield or die yield is the number of working chips or dies on a wafer, given in percentage since the number of chips on a wafer (Die per wafer, DPW) can vary depending on the chips' size and the wafer's diameter. Yield degradation is a reduction in yield, which historically was mainly caused by dust particles, however since the 1990s, yield degradation is mainly caused by process variation, the process itself and by the tools used in chip manufacturing, although dust still remains a problem in many older fabs. Dust particles have an increasing effect on yield as feature sizes are shrunk with newer processes. Automation and the use of mini environments inside of production equipment, FOUPs and SMIFs have enabled a reduction in defects caused by dust particles. Device yield must be kept high to reduce the selling price of the working chips since working chips have to pay for those chips that failed, and to reduce the cost of wafer processing. Yield can also be affected by the design and operation of the fab.
Tight control over contaminants and the production process are necessary to increase yield. Contaminants may be chemical contaminants or be dust particles. "Killer defects" are those caused by dust particles that cause complete failure of the device (such as a transistor). There are also harmless defects. A particle needs to be 1/5 the size of a feature to cause a killer defect. So if a feature is 100 nm across, a particle only needs to be 20 nm across to cause a killer defect. Electrostatic electricity can also affect yield adversely. Chemical contaminants or impurities include heavy metals such as Iron, Copper, Nickel, Zinc, Chromium, Gold, Mercury and Silver, alkali metals such as Sodium, Potassium and Lithium, and elements such as Aluminum, Magnesium, Calcium, Chlorine, Sulfur, Carbon, and Fluorine. It is important for those elements to not remain in contact with the silicon, as they could reduce yield. Chemical mixtures may be used to remove those elements from the silicon; different mixtures are effective against different elements.
Several models are used to estimate yield. Those are Murphy's model, Poisson's model, the binomial model, Moore's model and Seeds' model. There is no universal model; a model has to be chosen based on actual yield distribution (the location of defective chips) For example, Murphy's model assumes that yield loss occurs more at the edges of the wafer (non-working chips are concentrated on the edges of the wafer), Poisson's model assumes that defective dies are spread relatively evenly across the wafer, and Seeds's model assumes that defective dies are clustered together.[25]
Smaller dies cost less to produce (since more fit on a wafer, and wafers are processed and priced as a whole), and can help achieve higher yields since smaller dies have a lower chance of having a defect. However, smaller dies require smaller features to achieve the same functions of larger dies or surpass them, and smaller features require reduced process variation and increased purity (reduced contamination) to maintain high yields. Metrology tools are used to inspect the wafers during the production process and predict yield, so wafers predicted to have too many defects may be scrapped to save on processing costs.[26]